

# Effect of radiation and endurance on pulsed programming of commercial NAND Flash memory

Avyaya Jayanthi Narasimham  
Jet Propulsion Laboratory  
California Institute of Technology  
Pasadena, CA, USA  
[avyaya.jayanthinarasimham@jpl.nasa.gov](mailto:avyaya.jayanthinarasimham@jpl.nasa.gov)

K. Michael Han  
Jet Propulsion Laboratory  
California Institute of Technology  
Pasadena, CA, USA  
[michael.han@jpl.nasa.gov](mailto:michael.han@jpl.nasa.gov)

Andrew A. Gonzalez  
Jet Propulsion Laboratory  
California Institute of Technology  
Pasadena, CA, USA  
[Andrew.A.Gonzalez@jpl.nasa.gov](mailto:Andrew.A.Gonzalez@jpl.nasa.gov)

Jean Yang-Scharlotta  
Jet Propulsion Laboratory  
California Institute of Technology  
Pasadena, CA, USA  
[Jean.Yang-Scharlotta@jpl.nasa.gov](mailto:Jean.Yang-Scharlotta@jpl.nasa.gov)

**Abstract**—Independent and coupled effects of radiation and endurance on commercial NAND Flash memory is studied using pulsed programming enabled by interrupting the programming command at the chip-level. The effects of total ionization dose (TID) and endurance stress increase and decrease, respectively, the number of pulses needed to program an entire page. The coupled effect of endurance stress and TID appear to exhibit linear correlation. A neutral electron/ hole trap model is evaluated and correlates well with our results.

**Keywords**—Radiation effects, CMOS, flash memory, endurance.

## I. INTRODUCTION

Spacecraft systems use NAND Flash memory to store various mission data [1]. Outer space and deep space environments can deteriorate the performance of flash memory and lead to eventual failure [2]. Thus, understanding flash memory failures in space environments is essential for successful space missions. The failure mechanisms of flash memory components can be from the support circuitry-level or memory bit-level failure. However, information available from traditional part level failure testing is often limited due to the various possible failure mechanisms. For example, the support circuitry may fail way ahead of the actual bit failure [2, 3], thus masking any information related to possible bit-level failure. A technique which is applicable at component level while providing insights into bit level failure, is thus necessary. One such technique is partial page programming of flash memory, used by Roach et al. to study the effect of radiation and endurance [4, 5, 6]. A program operation executes for a predefined amount time, referred here as the pulse-width, resulting in a partial or pulsed program operation. The pulse-width used here is much less than the total time required to program the entire page. Therefore, the pulse-width determines the population of programmed bits during a single partial or pulsed program operation. A larger pulse-width can successfully program a larger population of bits

on a page. Repeating the pulsed program operation many times will eventually program the entire page.

At the bit device level, during a program operation, the control gate is at a large positive bias [14], enabling electrons to tunnel through the tunnel oxide into the floating gate from the substrate based on the Fowler-Nordheim tunneling mechanism. In an erase operation, the control gate is under large negative bias and the electrons tunnel out of the floating gate through the tunnel oxide. The program and erase operations, when repeated many times, can lead to electrons trapped in the tunnel oxide and/or silicon-oxide interface and shift the threshold voltage to a higher value. These trapped electrons from the program-erase endurance stress can shift the threshold voltage resulting in faster programming and slower erase speed, respectively [4, 7, 23, 24, 25].

In a radiation environment with  $\text{Co}^{60}$  gamma radiation, the gamma rays create electron-hole pairs in the oxide. Since the electron mobility is much higher than hole in  $\text{SiO}_2$ , under an external positive gate bias, the electron will travel to the gate electrode very much faster than hole [7, 31]. Transport of the hole is through hopping mechanism and the hole may form a trap in the tunnel oxide or may eventually arrive near the interface of the  $\text{SiO}_2/\text{Si}$  to form a trap state [5]. The positive trap state in the tunnel oxide shifts the threshold voltage of the memory cell negatively and makes it difficult to complete a program operation [4, 7, 20, 21, 22]. Thus, the program operation becomes slower while the erase operation becomes faster.

The Fowler-Nordheim equation describing the tunnel current responsible for programming and erasing has a weak temperature dependency. That is an advantage for the performance of flash memory [11]. In addition, atomic silicon diffusion is very low at temperatures less than one-third of the melting point of Si (1414°C) where not much atomic motion is expected. Thus flash memory operation should be robust for a wide range of temperatures.

Space missions during real-time operation can involve multiple harsh environments necessitating tolerance towards high

---

This research was carried out at the Jet Propulsion Laboratory, California Institute of Technology, under a contract with the National Aeronautics and Space Administration. Copyright 2017 California Institute of Technology. U.S. Government sponsorship acknowledged

radiation, high endurance and extreme temperature. Thus, understanding failure of flash memories under different stress conditions and their coupled effects is necessary. In this study, we utilize the pulsed programming method as a characterizing technique to investigate the nature and property of trap states present in a single level cell (SLC) NAND. The method described here is applicable to a wide variety of flash NAND memory parts, especially those of SLC architecture. As reported by Roach et al [4, 5, 6], proper program timing is very crucial for the pulsed programming; a pulse width was chosen which is significantly smaller than the timescale of room temperature annealing of the radiation induced traps. We find that after exposure of gamma radiation or total ionizing dose (TID) the program operation requires more pulses. In other words, it takes longer time to program when the amount of ionizing radiation dosage has increased. In addition, as the endurance stress is increased, it takes fewer pulsed programs to program all the bits on one page, thus making the program operation faster. Some blocks were subject to different amount of endurance stress prior to radiation exposure. For those blocks, we found that the programming time of on the cycled NAND also increase with increasing TID radiation doses. The negatively charged electron oxide traps due to cycling and the positively charged hole oxide traps due to TID appear to exhibit a linear-correlation with each other. One possible explanation is the presence of neutral defect centers in the oxide that have the capability of trapping electron or holes and are spatially distributed randomly in the oxide. Aitken et al. [6] first proposed the neutral oxide traps and later many works followed [7, 8, 9] and P. Lenahan and Dressendorfer [10] confirmed the presence of such centers in SiO<sub>2</sub>. Oldham et al. [11] also made a similar observation of this neutral oxide traps in his radiation works. Most of the studies that have concluded the presence of neutral oxide traps typically subject the device to radiation exposure prior to the endurance stress. Thus, the holes created due to incoming radiation are mainly responsible for initial step of breaking the weak Si-Si bond, typically near the interface of Si and SiO<sub>2</sub>. However, in our combined effects study, the device is subject to radiation exposure post to endurance stress. Under such an experimental condition as well we observe a similar behavior. The lack of sensitivity to the order of stress application suggests that the two types of traps formed may be spatially decoupled. Further studies are necessary and currently in progress.

## II. EXPERIMENTAL

### A. Sample description and analyzer setup

The samples studied in this article are 1 Gb SLC NAND Flash memories from Micron Semiconductor (Part number MT29F1G08ABAEAWP and lot date code 1652). The chip has a total of 1024 blocks and 64 pages per block. It has 2112 bytes per page. Each page contains a total of 16,896 bits. It requires a typical 3.3 V power supply and has the operation temperature range from -40°C to 70°C. The chip has an endurance rating of 10<sup>5</sup> program-erase cycles as stated by the datasheet from the manufacturer [16]. While this is the part chosen for our in-depth study, we have found the pulsed programming method to be generally applicable to NAND parts from a number of vendors.

The chips were characterized via a commercial FPGA-based flash analyzer. A base clock of 50 ns was chosen for all experiments when the daughterboard was directly connected to the motherboard. Prior to performing a single partial program,

an “ERASE” command is issued to set all the bits to “1” state. The pulsed programming takes advantage of the fact that a “RESET” command can be issued while the chip is still busy [15]. This partial program is executed in three sequential steps as follows. First, a “PROGRAM” command is issued and executes for a length of time referred to here as pulse-width. Once the predefined time or pulsed-width has elapsed, a “RESET” command is issued to abort the program operation. It is anticipated that the part’s internal circuitry managed the “RESET” command and carries the program on to a safe stopping point. We believe this may be where each bit on the selected page has experienced a single program pulse. A “READ” command is issued after that to determine the state of the bits on the selected page.

### B. Experimental details

A set of three different experiments were performed which detail the effects of timing, radiation and program-erase stress. Six parts were tested using the FPGA tester. One part was exclusively used for studying the effect of timing on the number of pulsed programs. Different pulse-widths were tried on a particular page to observe the change in the average bit count value of an entire page. A minimum pulse time of 17.5  $\mu$ s was found to be necessary for a block of NAND bits to be programmed within finite experimental time. However, this minimum pulse time takes about 90 min to program 98 % of the bits. Thus, a more manageable pulse-width of 20  $\mu$ s was used for all the experiments. Another part was used for radiation testing. Radiation exposure testing with a Co<sup>60</sup> (1.332 and 1.173MeV gamma) radiation source was conducted at NASA’s Jet Propulsion Laboratory Total Ionizing Dose laboratory. All tests and irradiation were performed at room temperature unless otherwise specified. The dose rates were confirmed with air ion chamber measurement.

Four separate blocks of NAND bits were selected on the radiation test chip and they were cycled for 10, 4K, 10K and 25K program-erase cycles, respectively, before the irradiation. This chip was exposed to Co<sup>60</sup> gamma radiation until it reached a total accumulated ionizing dose levels of 10Krad (Si), 20Krad (Si), 30Krad (Si), 50Krad (Si) and 75Krad (Si). At each TID level, the designated test blocks were examined using the pulsed programming technique to study the impact of the TID radiation.

## III. RESULTS

NAND Flash devices use incremental step pulse programming to achieve fast program performance and a tight threshold voltage distribution [28]. The ISPP typically starts off with an initial program pulse ( $\sim 15$  V, which is followed by incremental pulses ( $\sim 0.5$ -1.0 V) which reach a maximum value ( $\sim 20$  V) [27]. By using incremental step pulses, a higher voltage is reached without increasing the programming time [28]. Thus, the timing is crucial to partial page programming. Different pulse-widths were used to completely program a page using partial programming method. The summary of the results is shown in Fig. 1, where the pulse-width is shown in units of programming time  $t_{\text{prog}} = 200 \mu$ s [16]. As expected, as the pulse-width increases, the number of pulses needed to program all 16896 bits on the page decreases. A pulse width of 16  $\mu$ s or lesser was never able to program a single bit on the page even after several (100 K) pulses. This suggests that the internal charge pumps might not reach the initial programming voltage ( $\sim 15$  V). However, the partial programming with pulsed width

of 17.5  $\mu$ s took excessively long (~3 hours) to execute. Whereas, increasing the pulse width by ~10% to 20  $\mu$ s resulted in an 8x reduction in execution time to completely program all the 16896 bits on the selected page. Pulse widths of 22.5, 25 and 50 all fall on the same curve suggesting internal safety features completed the same cycle of programming for all bits regardless of pulse width within that range. Thus, all the partial programs in this study are executed with a pulse-width of 20  $\mu$ s as the smallest pulse width supportable by this study to give the definition between bits. As the number of pulsed-programs increases, the programmed bits distribution shifts towards “0” state from “1” state and eventually all the bits are programmed to “0” [4, 5, 6].

#### *Total ionization dose and Program-Erase stress*

The results of TID and program erase cycling stress are summarized in Fig. 2 and Fig. 3, respectively. To observe the effect of program-erase stress, partial programming was performed on the same page after reaching the desired program-erase stress cycles. The same chip was then irradiated with a Co<sup>60</sup> source until it reached the total accumulated target dose, then a pulsed program characterization was performed. Fig. 2 shows the individual effect of program/erase stress and TID stress separately on the pulsed programming behavior of the NAND chip. Consistent with the findings of Roach et al, TID decreases program speed and program/erase cycling stress increases it [4].

Fig. 3 summarizes the coupled effects of program-erase stress and radiation induced damage. Each plot shows the partial programming behavior of the selected pages where each page underwent 10, 4K, 10K, 25K program-erase cycles and irradiated with a series of TID doses from 0krad to 75krad. The results showed the increasing program-erase stress effectively speeds up the programming time (equivalent to fewer number of program pulses needed). As the TID doses increases, the NAND chip slows down (equivalent to higher number of program pulses needed). These general observations are independent of the TID doses which is summarized in Fig. 4. As shown in Fig. 4 the number of pulsed-programs needed to program 50 % of the bits on the page is plotted against the number of program-erase cycles. It can be seen that as the endurance stress increases, the number of pulsed programs decreases. Opposite effect is observed for TID, as the dose increases the pulsed programs also increases.

#### *Bit-distribution and Logistic model*

During the “READ” operation in a pulsed-program the logical addresses of all 16896 bits present on a Page were recorded. After every pulsed-program was issued the logical bit-address and bit-value of that particular bit was recorded through-out the entire sequence until the all the bits in the entire Page are in programmed state. Each logical bit-address is then associated with the pulsed-program where it switches from 1 to 0. The normalized distribution of these pulsed-programs is plotted in Fig. 5 where the shape of the distribution fits well with a logistic growth model [29, 30] as shown in Fig 6 where the goodness of fit R-square is 0.99.

Logistic growth/decay model is governed by growth/decay dependent on availability of resources and maximum capability sustainable by the environment, often called as carrying capacity

[29, 30]. For the pulse-programming data, the maximum carrying capacity in the logistic growth model is the fixed total number of bits (16896). The logistic growth/decay model equation is given by

$$y = \frac{1}{1 + e^{a(x-b)}}$$

Where “a” is the slope of the growth or decay i.e. the growth or decay rate, “b” is 50% inflection point.

Fig. 7 illustrates the goodness of fit using the logistic growth model for pulse-programming of pages that were subjected to different levels of endurance stress. All the fits have R-squared value of about 0.9. The fit parameters, “a” and “b”, slope and inflection point are shown in Fig. 8 and plotted as a function of program-erase cycles. Experimentally, we observe that the slope “a” is not a strong function of program-erase cycles while the inflection point “b” decreases monotonically with respect to program-erase cycles. A constant ‘a’ suggests the memory bits in the selected page responds uniformly to the programming pulses. The decreasing “b” indicates the response of the memory bit distribution towards the increasing charged oxide traps density in the tunnel oxide. These parameters can be used to quantify the pulsed-program behavior of the SLC NAND chips.

#### IV. DISCUSSION AND CONCLUSION

From Fig. 2, it can be clearly seen that as the TID is increased it takes longer to fully program the page and as the program-erase stress is increase it becomes easier to program a particular page for the range of TID undertaken in this experiment. This behavior was also previously observed and consistent with the nature of the traps known to be introduced by these two effects individually [7]. The TID introduces an electron-hole pair in the oxide and under external field such as those applied during read and programming, the electron is swept away [7]. However, the hole transports towards the Si/SiO<sub>2</sub> interface and have a higher probability to be trapped. TID creates a positive oxide trap state and thus, requires a larger potential during a program operation to overcome this barrier and introduce a charge in the floating gate.

In the case of program-erase stress, electrons injected into the oxide can be trapped by the neutral oxide trap and create a negatively charged trap. This excess charge is interpreted as a stored charge in floating gate during a read operation and thus the programming is faster after a block has experienced a large program-erase stress.

In our experiments, we explore the couple effect of these two trap states. We observe that the positive-hole and negative-electron traps states appear to be coexistent without non-linear interactions based on the responses of the SLC NAND chips towards the endurance cycling and TID exposures. We postulate that the negative-electron traps, as a result of program-erase cycling, and the positive-hole traps, due to TID, are physically located in different regions in the tunnel oxide. The bulk of the oxide and the positive-trap state can be located near the interface. Since, we do not radiate the chips prior to program-erase cycling, a trap state created due to an incoming hole from the radiation as proposed, might not be fully applicable [8]. Fig. 4 clearly displays the opposing effects of TID and endurance stress. One can expect that the opposite effects can cancel each other out. From the first glance it does appear that the damage

done by TID can be neutralized by subjecting the chip to an appropriate endurance stress. However, if endurance does recover the damage from TID the data retention of such a sector should be significantly similar to the chip before any irradiation. Data retention on a chip which was irradiated up to 75 Krad (unbiased with all pins grounded) and was subject to 25K pre-radiation program-erase cycles, successfully retained the data for up to 1 week at 100°C. Also, another chip was exposed to irradiated to 25 Krad (Si) (biased at 3.6 V) and which also retained data with no errors, both at room temperature and at 150°C. Such an observation was previously seen in different NAND Flash chips as well with respect to the room temperature studies [19, 3]. The oxide traps induced by radiation and P/E cycling exhibit independent behaviors.

The physical location of these oxide traps plays a significant role in such experiments. The radiation can induce positive oxide traps at three different locations: viz. near the interface of Si/SiO<sub>2</sub> [26, 27], in the bulk oxide [26, 27] and in the shallow trench isolation (STI) oxide [17]. The P/E cycling can induce negative traps in the bulk oxide and the interface traps at the Si/SiO<sub>2</sub> interfacial layers [18]. The neutral oxide trap states can accommodate both the positive trap (Radiation induced) and negative trap (P/E cycling) present in the bulk oxide or near the interface of Si/SiO<sub>2</sub>. However, the positive traps in the STI oxide could still have pronounced effect on the device performance [17]. A better understanding of the effect of physical location of oxide traps could help to decouple the radiation and P/E cycling induced effects and further our understanding

In conclusion, we are able to successfully utilize partial-page programming as a chip level characterizing technique to investigate NAND degradation mechanism at the memory bit level. We also illustrate that a logistic distribution model can fit the pulse-programming data and extract quantifiable fitting parameters to correlate the memory bits with uniformity (slope “a”) and programming behavior (inflection points “b”). This technique can be useful to study the NAND flash memory at the chip level.

#### ACKNOWLEDGMENT

The authors would like to thank Oliver Hambrey of Sigleed Inc. and Dr. Yue Li of California Institute of Technology for fruitful input on experimental setup.

#### REFERENCES


- [1] Farokh Irom, Duc Nguyen, Mark L. Underwood, and Ari Virtanen, Effects of scaling in SEE and TID Response of High Density NAND Flash Memories. IEEE Transactions on Nuclear Science, Vol. 57, No.6, December 2010.
- [2] Farokh Irom, Duc Nguyen, Reno Harboe-Sorensen, and Ari Virtanen, Evaluation of Mechanism in TID Degradation and SEE susceptibility of Single and Multi-Level High Density NAND Flash Memories. IEEE Transactions on Nuclear Science, Vol. 58, No.5, December 2011.
- [3] Timothy R. Oldham, M. Friendlich, M.A. Carts, C.M. Seidleck and Kenneth A. LaBel, Effect of Radiation Exposure on Retention of commercial NAND Flash Memory. IEEE Transactions on Nuclear Science, Vol. 58, No. 6, December 2011
- [4] Austin H Roach, Mathew J. Gadlage, Adam R. Duncan, James D. Ingalls and Mathew J. Kay, Interrupted Program and Erase Operations for Characterizing Radiation effects in commercial NAND Flash memories. IEEE Transactions on Nuclear Science, Vol. 62, No. 6, December 2015
- [5] Matthew J. Gadlage, Austin Roach, Jesse M. Labello, Mathew Halstead, Mathew Kay, Adam Duncan, James D. Ingalls, Dobrin Bossev and James

- P. Rogers, Low-Energy Electron Irradiation of NAND Flash Memories. IEEE Transactions on Nuclear Science, Vol. 64, No. 1, January 2017.
- [6] Adam R. Duncan, Matthew J. Gadlage, Austin H. Roach, and Matthew J. Kay, Characterizing Radiation and Stress-Induced Degradation in an Embedded Split-Gate NOR Flash Memory. IEEE Transactions on Nuclear Science, Vol. 63, No. 2, April 2016
- [7] T. R. Oldham, F.B. McLean, H. E. Boesch Jr. And J.M. McGarity, An overview of radiation-induced interface traps in MOS structure. Semiconductor Science Technology, Vol. 4, pp. 986-999, 1989.
- [8] J. M. Aitken, Radiation-induced trapping centers in thin silicon dioxide films, J. Non-Cryst. Solids, vol. 40, pp. 31–47, 1980.
- [9] M. Aslam, Common origin for electron and hole traps in MOS devices, IEEE Trans. of Electron Devices, vol. 34, no. 12, pp. 2535–2539, Dec. 1987.
- [10] A. J. Lelis, T. R. Oldham, H. E. Boesch, and F. B. McLean, Trapped hole annealing process, IEEE Trans. Nucl. Sci., vol. 36, no. 6, pp. 1808–1815, Dec. 1989.
- [11] M. Walter and A. Riesman, Radiation-induced neutral electron trap generation in electrically biased insulated gate field effect transistor gate insulators, J. Electrochem. Soc., vol. 138, no. 9, pp. 2756–2762, 1991
- [12] P. M. Lenahan and P. V. Dressendorfer, Hole traps and trivalent silicon centers in metal/oxide/silicon devices, J. Appl. Phys., vol. 55, no. 10, pp. 3495–3499, 1984
- [13] Timothy R. Oldham, M. Friendlich, M. A. Carts, C. M. Seidleck, and Kenneth A. LaBel Effect of Radiation Exposure on the Endurance of Commercial NAND Flash Memory. IEEE Transactions on Nuclear Science, Vol. 56, No. 6, December 2009
- [14] M. Lenzlinger and E. H. Snow. Fowler-Nordheim Tunneling into Thermally Grown SiO<sub>2</sub>. Journal of Applied Physics Vol. 40, pp. 278, 1969.
- [15] R. Bez, E. Camlenghi, A. Modelli, and A. Viscoti, Introduction to Flash Memory, Proceedings of the IEEE, Vol. 91, No. 4, April 2003
- [16] TN-29-19: NAND Flash 101: An Introduction to NAND Flash and How to Design it Into Your Next Product. Micron.
- [17] Chao Peng, Zhiyuan Hu, Zhengxuan Zhang, Huixiang Huang, Bingxu Ning, Dawei Bi, and Shichang Zou, A New Method for Extracting the Radiation Induced Trapped Charge Density Along the STI Sidewall in the PDSOI NMOSFETs. IEEE Transactions on Nuclear Science, Vol. 60, No. 6, December 2013.
- [18] Sang-leu Park, Seung-Hyun Kim, Sang-Ho Lee, Do-Bin Kim, Myung-Hyun Baek, and Byung-Gook Park. Interface and oxide trap analysis at tunnel oxide of NAND flash memory with excluding the effect of floating gate. 2016 IEEE Silicon Nanoelectronics Workshop (SNW).
- [19] Marta Bagatin, Simone Gerardin, Alessandro Paccagnella, Angelo Visconti, Silvia Beltrami, Massimo Bertuccio, and Laura T. Czeppel. Effects of Total Ionizing Dose on the Retention of 41-nm NAND Flash Cells. IEEE Transactions on Nuclear Science, Vol. 56, No. 4, August 2009.
- [20] S. Gerardin, M. Bagatin, A. Paccagnella, K. Grürmann, F. Gliem, T. R. Oldham, F. Irom, and D. N. Nguyen. Radiation Effects in Flash Memories. IEEE Transactions on Nuclear Science, Vol. 60, No. 3, June 2013.
- [21] J. Schwank, Total dose effects in MOS devices, in NSREC, 2002.
- [22] E. S. Snyder, P. J. McWhorter, T. A. Dellin, and J. D. Sweetnam, Radiation response of floating gate EEPROM memory cells,” IEEE Transactions on Nuclear Science, Vol. 36, December 1989.
- [23] M.-S. Liang and C. Hu, Electron trapping in very thin thermal silicon dioxides, IEDM Tech. Dig., pp. 396–399, 1981.
- [24] Y.-B. Park and D. K. Schroder, Degradation of thin tunnel gate oxide under constant Fowler-Nordheim current stress for a flash EEPROM, IEEE Trans. Electron Devices, vol. 45, no. 6, pp. 1361–1368, Jun. 1998
- [25] A. Fayrushin, K. Seol, J. Na, S. Hur, J. Choi, and K. Kim, The new program/erase cycling degradation mechanism of NAND flash memory devices, IEDM Tech. Dig., pp. 1–4, Dec. 2009.
- [26] Federica Ferrarese, “Statistical analysis of Total Ionizing Dose response in 25-nm NAND Flash memories” (Doctoral Dissertation). Chap. 3, 2. 45696
- [27] K.-D. Suh, B.-H. Suh, Y.-H. Lim, J.-K. Kim, Y.-J. Choi, Y.-N. Koh, S.-S. Lee, S.-C. Kwon, B.-S. Choi, J.-S. Yum, J.-H. Choi, J.-R. Kim, and


H.-K. Lim, A 3.3 V 32 Mb NAND Flash memory with incremental step pulse programming scheme, ISSCC Tech. Dig., 1995, pp. 128–129.

- [28] Tanaka, T., et al., High-speed Programming, and Program-Verify Methods Suitable for Low-Voltage Flash Memories, Symposium on VLSI circuits of Technical Papers, pp. 61-62, June, 1994.
- [29] Verhulst, Pierre-François, Notice sur la loi que la population poursuit dans son accroissement. Correspondance mathématique et physique. 10: 113–121, 1845.
- [30] Verhulst, Pierre-François. Mathematical Researches into the Law of Population Growth Increase. Nouveaux Mémoires de l'Académie Royale des Sciences et Belles-Lettres de Bruxelles. 18: 1–42, 1845

**Figure 1: Effect of interrupt time on partial page programming curve in units of programming time ( $t_{\text{PROG}} = 200 \mu\text{s}$ )**



**Figure 2: Effect of total ionizing dose and program-erase stress individually on partial page programming**



- [31] R.C Hughes, Charge-Carrier Transport Phenomena in Amorphous SiO<sub>2</sub>: Direct Measurements of Drift Mobility and Lifetime, Phys. Rev. Letter, Vol. 30 pp. 1333, 1973.

**Figure 3: Coupled effect of TID and program-erase stress on partial page programming**




Figure 4: Number of pulsed programs needed for TID and endurance stress.




Figure 7: Logistic fit to pulse-programming of a Page with various levels of endurance stress




Figure 5: Bit distribution of programmed bits during a pulse-programming of a Page with zero program-erase cycles.




Figure 8: Parameters of Logistic fit to pulse-programming of a Page vs program-erase cycles




Figure 6: Logistic fit to pulse-programming of a Page with zero program-erase cycles

